EXHIBIT A

... TEL INVENTION DISCLOSUKE NE/DIVD/BAD

MAR 12

It is important to provide accurate and detailed information on this form. The information will be used to evaluate your invention for possible filing as a patent application. When completed, please return this form to the Legal Department at JF3-147. If you have any questions, please call 264-0444 or 264-0998.

inventor: _		ast Name			First Na				G_ Middle Initial
					_ Phone _				
Home Addre	ess:10)81 W. Elgin	St	City	Chandler	State _	_AZ	Zip	85224
Citizenship:		_USA		BUM Prese	enter:	_Don Whitesi	de		
Group: (e.g.	TMG, ICG,	CEG)(DIVD	Division N	ame		Subdiv	ision _	B&AD
Supervisor*	Peter	Green	WWI	D1003111	6Phone	_602-554-22	36 M	/s:	CH6-405
Inventor: _	Conr	nolly			Kevin	1			M_
	L	ast Name			First Na	me			Middle Initial
SS#	141-60-7698		_ wwiD _	10532526	Phone _	602-554-91	70	M/S:	CH6-438
Home Addre	ess:139	91 W. Mulbe	rry Dr	City	Chandler	State	AZ	Zip_	85248
Citizenship:		USA		BUM Prese	enter:	Don Whi	teside_		
= "	·- · · · · · · · · · · · · · · · · · ·				ame				
					Phone _				
(PR	OVIDE SA	ME INFO	RMATION	AS ABOVE	FOR EACH A	DDITIONA	LINVE	ENTO	R)
Title of Inven	ntion:l	ntegrated Se	ensing and L	ocal Storage fo	or 3-Color-Plane	e Capture: Ar	chitectu	ure #2	
Technology	, Digital Can	neras							Fop (DOT)
Technology Stage of dev	, Digital Can	neras	ete)Res	earch Phase					Гор (DOT) —
Technology Stage of dev (a) Has a de	, Digital Can elopment (i. escription of	e. % comple your inven	ete)Res	earch Phase	be, published o	utside Intel:			Top (DOT)
Technology Stage of dev (a) Has a de	, Digital Can elopment (i. escription of	e. % comple	ete)Resolution been, or	earch Phase r will it shortly I	be, published o	utside Intel:			- -
Technology Stage of dev (a) Has a de	, Digital Can elopment (i. escription of	e. % comple	ete)Resolution been, or	earch Phase r will it shortly I	be, published o	utside Intel:			-
Technology Stage of dev (a) Has a de NO: X If YES, w	, Digital Can elopment (i. escription of YES: eas the man	e. % comple your inventus	ete)Resolution been, or DATE Vinitted for pro	earch Phase r will it shortly I VAS OR WILL E e-publication a	be, published o	utside Intel: : N	O:		RECEN
Technology Stage of dev (a) Has a de NO: X If YES, w (b) Has your	, Digital Can elopment (i. escription of YES: ras the manu	e. % comple your invent uscript subm	ete)Resolution been, or DATE Vinitted for proposed or planno	earch Phase r will it shortly I VAS OR WILL E e-publication a ed to be used/s	be, published on BE PUBLISHED: pproval? YES:	utside Intel: : N	O:		RECEIL
Technology Stage of dev (a) Has a de NO: X If YES, w (b) Has your	Digital Can elopment (i.escription of YES: ras the man r invention b	e. % comple your invent uscript subn	ete)Resolution been, or DATE V nitted for proposed or planno	earch Phase r will it shortly I WAS OR WILL E e-publication a ed to be used/s	be, published on BE PUBLISHED: pproval? YES: sold by Intel or o	utside Intel: : N	O:		RECEIL
Technology Stage of dev (a) Has a de NO: X If YES, w (b) Has your NO: X (c) Does this specifical	, Digital Can elopment (i. escription of	e. % complete your inventous cript submoveen used/sometime to technique.	ete)Resolution been, or DATE V nitted for proposed or planno DATE V hnology that	earch Phase r will it shortly I VAS OR WILL E e-publication a ed to be used/s VAS OR WILL E t is or will be co	be, published on BE PUBLISHED: pproval? YES: sold by Intel or o	utside Intel: :N others? ossibl; no	O:	ently in	RECEIL MAR 1 7 199
Technology Stage of dev (a) Has a de NO:X If YES, w (b) Has your NO:X (c) Does this specification of the control	Digital Can elopment (i. escription of YES: ras the man r invention t YES: s invention ation?	e. % complete your inventual script submediate to tec	ete) Resolution been, or DATE Voltage of DATE Voltage of Name of Name of the N	earch Phase r will it shortly I WAS OR WILL E e-publication a ed to be used/s WAS OR WILL E t is or will be co	be, published of BE PUBLISHED: pproval? YES: sold by Intel or o BE SOLD:Po	utside Intel: : N others? ossibl; ne	O: ot curre	ently in	RECEIUMER 1 7 199
Technology Stage of dev (a) Has a de NO:X If YES, w (b) Has your NO:X (c) Does this specification of the control	, Digital Can elopment (i. escription of YES: ras the man r invention b YES: s invention ation? YES:	e. % complete your inventual script submeen used/sometime to technologies.	ete) Resolution been, or DATE Volume of DATE Volume of the Control	earch Phase r will it shortly I NAS OR WILL E e-publication aped to be used/s NAS OR WILL E t is or will be constituted or anticip	be, published of BE PUBLISHED: pproval? YES: sold by Intel or of BE SOLD:Po	utside Intel:	O: ot curre rest gro	ently in	PECEI MAR 1 7 190 andardi or DATABASE
Technology Stage of dev (a) Has a de NO: X If YES, w (b) Has your NO: X (c) Does this specificat NO: X (d) If the inv Was the inve	elopment (i.escription of YES: ras the manuration be invention be invention ention? YES: rention is a secretion is a secretion is a secretion concertion concertion concertion.	e. % complete your inventous cript submoved with the complete to technic semiconductive or consider the complete the complete to technic semiconductive or consider the complete	DATE V nitted for pro DATE V noted for planne DATE V hnology that Name of	earch Phase r will it shortly I VAS OR WILL E e-publication ap ed to be used/s VAS OR WILL E t is or will be co of SIG/Standard actual or anticip ated date of an	be, published of BE PUBLISHED: pproval? YES: sold by Intel or of BE SOLD:Popered by a SIG //Specification:	utside Intel: Nothers? pssibl; notice ite	O: ot curre rest gro	intly in	PECE/1

PLEASE READ AND FOLLOW THE DIRECTIONS ON THE ATTACHED PAGE ON HOW TO WRITE A DESCRIPTION OF YOUR INVENTION

Please attach a page to this form, DATED AND SIGNED BY AT LEAST ONE PERSON WHO IS NOT A NAMED INVENTOR, to provide a description of the invention, and include the following information:

- 1. Describe in detail how the invention works.
- 2. Describe advantage(s) of your invention over what is done now.
- 3. Include at least one figure illustrating the invention. If the invention relates to software, include a flowchart or pseudo-code representation of the algorithm.
- 4. Value of your invention to Intel (how will it be used?).
- 5. Identify the closest or most pertinent prior art that you are aware of.
- 6. Who is likely to want to use this invention or infringe the patent if one is obtained and how would infringement be detected?

*HAVE YOUR SUPERVISOR READ, DATE AND SIGN COMPLETED FORM

DATE: 3/10/98

BY THIS SIGNING, I (SUPERVISOR) ACKNOWLEDGE THAT I HAVE READ AND UNDERSTAND THIS DISCLOSURE, AND RECOMMEND THAT THE HONORARIUM BE PAID

March, 1998

Page 2 of 4

REV. 1

Title:

Integrated Sensing and Local Storage Color-Plane Capture: Architecture #2



Description:

This architecture combines the use of a programmable color filter array, local analog-to-digital conversion within each pixel of a CMOS sensor array, and two bytes of local digital storage within each pixel. The color filter array must be such that each of three colors is filtered at three separate times (occurring very quickly in succession), while allowing capture of each color plane at all pixel locations within the sensor array. The primary motivation for this method is to improve image quality by eliminating any need for color interpolation, which is required for the color mosaic patterns currently used in digital capture systems. This particular architecture describes the additional components necessary for (1) local analog-to-digital conversion and (2) local digital storage of two bytes. The sequencing to perform the capture of three separate color planes with this architecture is also an important contribution of this disclosure.

General Purpose of Invention:

The purpose of this invention is to create a higher quality color image by using the extra area available for storage when amorphous silicon photodiodes are placed on top of the silicon processing layers (Diode on Top, or DOT technology) in CMOS sensor devices. The invention requires the use of a color filter that covers the entire sensor array area and can be switched from one band of wavelengths to the next. This particular architecture integrates the photocurrent of the diodes for each color plane and converts each of these analog values to 8-bit digital values that can be stored locally. The local storage is necessary to ensure proper sequencing of the data coming off the chip. In this way the data is formatted into 8-bit words and scanned off in 8-bit packets from each pixel, instead of breaking each color plane into 8 bit-planes (the result of the operation of the ADC, which only produces a single bit output at a time.) The first color byte would go into first register. The second color byte would go in the second register while the first register (first color plane) is being read. The third color byte would then go into the first register. The 2 bytes of storage could also be used to store only the first two color planes, and the third color plane would be read off as the 8 bit-planes; this would avoid having to read out digital values while doing any of the analog processing.

Advantages over current methods:

The advantage of this invention is improved color quality for digital capture and the elimination of the need for color interpolation processing to produce full 24-bit RGB images. Another advantage of this invention is the creation of separate color planes, which could be used in focal-plane processing systems that perform more advanced image processing operations in a fully parallel architecture. The elimination of a color mosaic pattern ensures that neighboring pixels (within each color plane) have a high degree of correlation, due to the spatial redundancies in natural images. Thus, the communication in these types of systems becomes much more local and regular. The specific benefits of this architecture are that the local storage enables the formatting of the digital information into 8-bit words, thus ensuring that the data does not have to undergo additional manipulation off-chip.

Essential elements of invention:

The essential elements of the invention are:


- 1. CMOS sensor array with DOT technology
- 2. Electronically programmable color filter
- 3. Active pixel circuitry for integration of photocurrent
- 4. Local ADC
- 5. Two bytes of digital storage (static or dynamic RAM)

Value of invention to Intel:

The ability to capture high resolution color planes is important to the continued improvement of digital cameras. This ability also leads into potential focal-plane processing applications that can take advantage of the ability to process the color planes separately, using highly regular local connections.

Real and United: Jan 18

Mar 10, 1998



INTEL INVENTION DISCLOSURE NG/DIVE/BAD DATE:

MAR 1 2 1998

It is important to provide accurate and detailed information on this form. The information will be used to evaluate your invention for possible filing as a patent application. When completed, please return this form to the Legal Department at JF3-147. If you have any questions, please call 264-0444 or 264-0998.

inventor:	nventor:Morris				Tonia				
	Last Name			First Name				Middle Initia	
						602-554-4948_			
						StateAZ_			
						Don Whiteside			
						Subd			
Superviso	or*F	Peter Green	WWID	10031116_	Phone	_602-554-2236	M/S:	CH6-405	
Inventor:		Connolly			Kevin			M	
		Last Name	•		First Nan	ne e		Middle Initia	
						_602-5 54- 9170			
						StateAZ			
Citizensh	ip:	USA_		BUM Present	ter:	Don Whiteside	Ð		
Group: (e	.g. TMG,	ICG, CEG)	DIVD	Division Nam	ne	Subd	livision _	ITM	
Superviso	or*E	3ob Sundahl	WWID	10047471	Phone(602-554-5679	_ M/S:	_CH6-438	
			plete)Resea						
(a) Has a	descripti	ion of your inv	ention been, or v	will it shortly be,	published ou	tside Intel:	REC	EIVED	
	X	YES:	DATE W	AS OR WILL BE	PUBLISHED:				
If YES	, was the	manuscript su	bmitted for pre-	publication app	roval? YES:	NO:	MAR	7 1998	
(b) Has yo	our inven	tion been used	l/sold or planned	d to be used/solo	d by Intel or of	thers? B.S	.T.Z. DAT	ABASE UEPT.	
NO: _	_XY	'ES:	DATE W	AS OR WILL BE	SOLD:Pos	sibly, but not bur	rently in	plan.	
	this inventication?	ntion relate to t	echnology that i	s or will be cove	ered by a SIG (special interest g	roup)/sta	andard/ or	
NO: _	<u>X</u> Y	'ES:	Name of	SIG/Standard/S _I	pecification:		<u> </u>	<u>. – </u>	
						eout?Q3 98_		. -	
(e) If the i	nvention	is software, ac	ctual or anticipat	ed date of any b	eta tests	<u></u>			
								 .	
Was the in	mance o	conceived or c	onstructed in co olving entities o	llaboration with ther than Intel, e	anyone other e.g. governmen	than an Intel blu nt, other compani	e badge es, unive	employee	

PLEASE READ AND FOLLOW THE DIRECTIONS ON THE ATTACHED PAGE ON HOW TO WRITE A DESCRIPTION OF YOUR INVENTION

Please attach a page to this form, DATED AND SIGNED BY AT LEAST ONE PERSON WHO IS NOT A NAMED INVENTOR, to provide a description of the invention, and include the following information:

- 1. Describe in detail how the invention works.
- 2. Describe advantage(s) of your invention over what is done now.
- 3. Include at least one figure illustrating the invention. If the invention relates to software, include a flowchart or pseudo-code representation of the algorithm.
- 4. Value of your invention to Intel (how will it be used?).
- 5. Identify the closest or most pertinent prior art that you are aware of.
- 6. Who is likely to want to use this invention or infringe the patent if one is obtained and how would infringement be detected?

*HAVE YOUR SUPERVISOR READ, DATE AND SIGN COMPLETED FORM

DATE: 3/10/98

SUPERVISOR:

BY THIS SIGNING, I (SUPERVISOR) ACKNOWLEDGE THAT I HAVE READ AND UNDERSTAND THIS DISCLOSURE, AND RECOMMEND THAT THE HONORARIUM BE PAID

March, 1998 Page 2 of 4 REV. 1

Title:

Integrated Sensing and Local Storage for S-Color-Plane Capture: Architecture #1



Description:

This architecture combines the use of a programmable color filter array, local storage of three color planes within each pixel of a CMOS sensor array, and local analog-to-digital conversion within each pixel. The color filter array must be such that each of three colors is filtered at three separate times (occurring very quickly in succession), while allowing capture of each color plane at all pixel locations within the sensor array. The primary motivation for this method is to improve image quality by eliminating any need for color interpolation, which is required for the color mosaic patterns currently used in digital capture systems. This particular architecture describes the additional components necessary for (1) local analog storage of these three color planes and (2) local analog-to-digital conversion.

General Purpose of Invention:

The purpose of this invention is to create a higher quality color image by using the extra area available for storage when amorphous silicon photodiodes are placed on top of the silicon processing layers (Diode on Top, or DOT technology) in CMOS sensor devices. The invention requires the use of a color filter that covers the entire sensor array area and can be switched from one band of wavelengths to the next. This particular architecture integrates the photocurrent of the diodes for each color plane and stores each analog voltage on a storage capacitor. A local analog-to-digital converter (ADC) is used to pass the three color values as three bytes of data. The fully parallel ADC units (one in each pixel, or group of pixels) ensure high-speed conversion, and the digital transmission ensures high precision outputs from this large array of 3-byte pixel values.

Advantages over current methods:

The advantage of this invention is improved color quality for digital capture and the elimination of the need for color interpolation processing to produce full 24-bit RGB images. Another advantage of this invention is the creation of separate color planes, which could be used in focal-plane processing systems that perform more advanced image processing operations in a fully parallel architecture. The elimination of a color mosaic pattern ensures that neighboring pixels (within each color plane) have a high degree of correlation, due to the spatial redundancies in natural images. Thus, the communication in these types of systems becomes much more local and regular. The specific benefits of this architecture are that the analog storage does not require much area and the local ADC ensures high-speed transfer of data with high precision.

Essential elements of invention:

The essential elements of the invention are:

- 1. CMOS sensor array with DOT technology
- 2. Electronically programmable color filter
- 3. Active pixel circuitry for integration of photocurrent
- 4. Three local analog storage capacitors and multiplexing circuits
- 5. Local ADC

Value of invention to Intel:

The ability to capture high resolution color planes is important to the continued improvement of digital cameras. This ability also leads into potential focal-plane processing applications that can take advantage of the ability to process the color planes separately, using highly regular local connections.

Related cases:

"Active Pixel CMOS Sensor with multiple Storage capacitors," submitted by Lawrence A. Booth, Jr.

e,


, read and understood

Mar 10, 1998

March, 1998

Page 3 of 4

REV. 1



TEL INVENTION DISCLOSI :

LEGAL ID# `

RG/DIVD/BAD

DATE:

March 8, 1998___

MAR 1 2 1998

It is important to provide accurate and detailed information on this form. The information will be used to evaluate your invention for possible filing as a patent application. When completed, please return this form to the Legal Department at JF3-147. If you have any questions, please call 264-0444 or 264-0998.

SS# 466-29-2686 WWID 10511029 Phone 602-554-4948 M/S: CH6-438 Home Address: 1081 W. Eigin St. City Chandler State AZ Zip 85224 Citizenship: USA BUM Presenter: Don Whiteside Group: (e.g. TMG, ICG, CEG) DIVD Division Name Subdivision	: In	ventor: _	Morris_ Last Nam				<u> </u>		G Middle initia
Home Address:	6	C#	•		40544020				
Citizenship: USA DIVD Division Name Subdivision B&AD Supervisor* Peter Green WWID 10031116 Phone 602-554-2236 M/S: CH6-405 Neverisor* Peter Green WWID 10031116 Phone 602-554-2236 M/S: CH6-405 Neverisor* Peter Green WWID 10031116 Phone 602-554-2236 M/S: CH6-405 Neverisor* Middle Init SS# 141-60-7698 WWID 10532526 Phone 602-554-9170 M/S: CH6-403 Neverisor* State AZ ZIp 85248 BUM Presenter: Don Whiteside Group: (e.g. TMG, ICG, CEG) DIVD Division Name Subdivision ITM Supervisor* Bob Sundahl WWID 10047471 Phone 602-554-579 M/S: CH6-438 (PROVIDE SAME INFORMATION AS ABOVE FOR EACH ADDITIONAL INVENTOR) Title of Invention: Integrated Sensing and Local Storage for 3-Color-Plane Capture: Architecture #3 What technology/product/process (code name) does it relate to: Focal-Plane Processing, Diode On Top (DOT) Technology, Digital Cameras Stage of development (i.e. % complete) Research Phase (a) Has a description of your invention been, or will it shortly be, published outside Intel: NO: X YES: DATE MAS OR WILL BE PUBLISHED: If YES, was the manuscript submitted for pre-publication approval? YES: NO: (b) Has your invention been used/sold or planned to be used/sold by Intel or others? NO: X YES: DATE WAS OR WILL BE SOLD: Possibly, but not currently in plan. (c) Does this invention relate to technology that is or will be covered by a SIG (special interest group)/standard/ or specification? NO: X YES: Name of SIG/Standard/Specification: (d) If the invention is a semiconductor device, actual or anticipated date of tapeout? Q3 98 (e) If the invention is software, actual or anticipated date of any beta tests. Was the invention conceived or constructed in collaboration with anyone other than an Intel blue bacture or in performance of a project involving entities other than Intel, e.g. government, other companies, universities or consortia? NAR 1 7 195 BLATE MAR OR WILL BE SOLD - Government, other companies, universities or consortia? NAR 1 7 195 BLATE MAR OR WILL BE SOLD - Government, other companies, universities or c		-				_			
Group: (e.g. TMG, ICG, CEG)DIVDDivision Name SubdivisionB&AD Supervisor*Peter Green WWID10031116Phone602-554-2236M/S:CH6-405 Inventor:Connolly Kevin									
Inventor:Connolly		•					-		
Inventor:Connolly									
Last Name First Name Middle Intelligence Middle Intelligence	S	upervisor	'Peter Green	wv	VID10031116	Phone	_602-554-2236	M/S:	_CH6-405
Last Name First Name Middle Intelligence Middle Intelligence	/	vontor	Connelly			Kevin			
SS#141-60-7698	un	ventor	Last Nam	18		First Na	me		Middle Initia
Home Address:	S	S#	141-60-7698	WWID	10532526			MS:	CH6-438
Citizenship:			•						
Group: (e.g. TMG, ICG, CEG)DIVD Division Name SubdivisionITM_ Supervisor* Bob Sundahl WWID10047471 Phone602-554-5679 MYS: CH6-438_									
Supervisor* Bob Sundahl WWID 10047471 Phone 602-554-5679 WS: CH6-438_(PROVIDE SAME INFORMATION AS ABOVE FOR EACH ADDITIONAL INVENTOR) Title of Invention: Integrated Sensing and Local Storage for 3-Color-Plane Capture: Architecture #3 What technology/product/process (code name) does it relate to:Focal-Plane Processing, Diode On Top (DOT) Technology, Digital Cameras		•							
(PROVIDE SAME INFORMATION AS ABOVE FOR EACH ADDITIONAL INVENTOR) Title of Invention: Integrated Sensing and Local Storage for 3-Color-Plane Capture: Architecture #3 What technology/product/process (code name) does it relate to:Focal-Plane Processing, Diode On Top (DOT) Technology, Digital Cameras			· 		·	<u>-</u>			
What technology/product/process (code name) does it relate to:Focal-Plane Processing, Diode On Top (DOT) Technology, Digital Cameras	5								
What technology/product/process (code name) does it relate to:Focal-Plane Processing, Diode On Top (DOT) Technology, Digital Cameras	Tit	tie of Inve	ntion: Integrate	d Sensing and	Local Storage fo	r 3-Color-Plane	Capture: Architec	cture #3	
If YES, was the manuscript submitted for pre-publication approval? YES:NO:	(a				-				
NO: X YES: DATE WAS OR WILL BE SOLD:Possibly, but not currently in plan (c) Does this invention relate to technology that is or will be covered by a SIG (special interest group)/standard/ or specification? NO:X YES: Name of SIG/Standard/Specification:				submitted for p	re-publication ap	proval? YES:	NO:		
(c) Does this invention relate to technology that is or will be covered by a SIG (special interest group)/standard/ or specification? NO:XYES: Name of SIG/Standard/Specification:	(E	o) Has you	r invention been use	d/sold or plan	ned to be used/s	old by Intel or o	others?		
specification? NO: X YES: Name of SIG/Standard/Specification: (d) If the invention is a semiconductor device, actual or anticipated date of tapeout?Q3 98 (e) If the invention is software, actual or anticipated date of any beta tests Was the invention conceived or constructed in collaboration with anyone other than an Intel blue by the property or in performance of a project involving entities other than Intel, e.g. government, other companies, universities or consortia? MAR 1 7 199 NO: X YES: Name of individual or entity:		NO:	X YES:	DATE	WAS OR WILL B	E SOLD:Po	ssibly, but not cu	rrently in	plan.
(d) If the invention is a semiconductor device, actual or anticipated date of tapeout?Q3 98	(c)			technology th	at is or will be co	vered by a SIG	(special interest g	jroup)/st	andard/ or
(e) If the invention is software, actual or anticipated date of any beta tests. Was the invention conceived or constructed in collaboration with anyone other than an Intel blue by the property or in performance of a project involving entities other than Intel, e.g. government, other companies, universities or consortia? MAR 1 7 199 NO: X YES: Name of individual or entity:		NO:	X YES:	Name	of SIG/Standard/	Specification:			
Was the invention conceived or constructed in collaboration with anyone other than an Intel blue base or or in performance of a project involving entities other than Intel, e.g. government, other companies, universities or consortia? MAR 1 7 199 NO: X YES: Name of individual or entity:	(d) If the inv	vention is a semicon	ductor device,	, actual or anticip	ated date of tap	peout?Q3 98_		
or in performance of a project involving entities other than Intel, e.g. government, other companies, universities or consortia? MAR 1 7 199 NO: X YES: Name of individual or entity:	(e)) If the inv	vention is software, a	actual or antici	ipated date of any	beta tests			
NO: X YES: Name of individual or entity: B.S.T.Z. DATABASE	or	in perform	ention conceived or nance of a project in	constructed ir volving entitie	n collaboration wi s other than intel	th anyone othe , e.g. governme	r than an Intel blu ent, other compan	ie b olg ies, univ	OF OF
NO: X YES: Name of individual or entity: B.S.T.Z. DATABASE	-							MA	R 1 7 1998
	N	0: <u>X</u>	YES:	Name of inc	dividual or entity:				
*** ** A LYC. () C. A S \ A MIC \ C. F \) (F \) A F \ [LAC. \ \ [L. [T \]] [F \] MIC \ F \ \ [L. [A \] \] A F \ \ [L. [T \]] \				AND TO	LOW THE DI	DECTIONS			

PAGE ON HOW TO WRITE A DESCRIPTION OF YOUR INVENTION

Title:

Integrated Sensing and Local Storage (



Color-Plane Capture: Architecture #3



Description:

This architecture combines the use of a programmable color filter array, local analog-to-digital conversion within each pixel of a CMOS sensor array, and three bytes of local digital storage within each pixel. The color filter array must be such that each of three colors is filtered at three separate times (occurring very quickly in succession), while allowing capture of each color plane at all pixel locations within the sensor array. The primary motivation for this method is to improve image quality by eliminating any need for color interpolation, which is required for the color mosaic patterns currently used in digital capture systems. This particular architecture describes the additional components necessary for (1) local analog-to-digital conversion and (2) local digital storage of three bytes. The sequencing to perform the capture of three separate color planes with this architecture is also an important contribution of this disclosure.

General Purpose of Invention:

The purpose of this invention is to create a higher quality color image by using the extra area available for storage when amorphous silicon photodiodes are placed on top of the silicon processing layers (Diode on Top, or DOT technology) in CMOS sensor devices. The invention requires the use of a color filter that covers the entire sensor array area and can be switched from one band of wavelengths to the next. This particular architecture integrates the photocurrent of the diodes for each color plane and converts each of these analog values to 8-bit digital values that can be stored locally. The local storage is necessary to ensure proper sequencing of the data coming off the chip. In this way the data is formatted into 8-bit words and scanned off in 8-bit packets from each pixel, instead of breaking each color plane into 8 bit-planes (the result of the operation of the ADC, which only produces a single bit output at a time.) In this architecture each of the three colors can be stored in its own 8-bit local storage register. With this architecture, the scanning can be delayed until all 3 color planes have been captured and converted. The output is in the format of a 24-bit RGB image.

Advantages over current methods:

The advantage of this invention is improved color quality for digital capture and the elimination of the need for color interpolation processing to produce full 24-bit RGB images. Another advantage of this invention is the creation of separate color planes, which could be used in focal-plane processing systems that perform more advanced image processing operations in a fully parallel architecture. The elimination of a color mosaic pattern ensures that neighboring pixels (within each color plane) have a high degree of correlation, due to the spatial redundancies in natural images. Thus, the communication in these types of systems becomes much more local and regular. The specific benefits of this architecture are that the local storage enables the formatting of the digital information into 8-bit words without having to scan data between color planes, thus ensuring that the data is in a 24-bit RGB format.

Essential elements of invention:

The essential elements of the invention are:

- 1. CMOS sensor array with DOT technology
- 2. Electronically programmable color filter
- 3. Active pixel circuitry for integration of photocurrent
- 4. Local ADC
- 5. Three bytes of digital storage (static or dynamic RAM)

Value of invention to Intel:

The ability to capture high resolution color planes is important to the continued improvement of digital cameras. This ability also leads into potential focal-plane processing applications that can take advantage of the ability to process the color planes separately, using highly regular local connections.

Read and Undustred:

Na 10, 1998